BT-6/M-19		Total Pages: 02	4.	(a)	Explain the signal drivers in detail.	10
		36010		(b)	In data flow modeling, differentiate	e between
VHDL AND DIGITAL DESIGN ECE-304E Opt. (ii)			concurrent and sequential signal assignments. 10			
						Unit III
			Time : Three Hours] [Maximum Marks : 100		aximum Marks : 100	5.
					component declarations.	10
Note: Attempt Five questions in all, selecting at least one question from each Unit. All questions carry equal marks. Unit I			(b) Differentiate between functions and procedures. 10			
			6.	(a)	Why configurations are used? Explain	in detail.
			(b) Show that use of package declaration and package			
1. (a) (b)	Write a note on "Why use VH				body in a VHDL program.	10
	Differentiate between PLDs an	d CPLDs. 10			Unit IV	
2. (a) (b)	Describe the design synthesis to Design 3-bit synchronous co	•	7.	(a)	Define and explain "Aliases".	10
(0)	PLDs.	10		(b)	Describe "User Defined Attributes".	10
	¥7	•	8.	(a)	Dexplain the if-generation scheme.	10
Unit II				(b)	With the help of examples, explain	predefined
3. (a) (b)	Differentiate between variable as statements. Using structural modeling, wrifer 1-bit full adder using only	10 te the VHDL code			attributes. http://www.kuonline.in Whatsapp @ 9300930012 Your old paper & get 10/- पुराने पेपर्स भेजे और 10 रुपये पार्य, Paytm or Google Pay से	10
(3-42/12)136010		P.T.O.	الما	6010	2	1,550