BT-6 / M-18

DIGITAL DESIGN USING VERILOG Paper-ECE-304 N

Time allowed: 3 hours]

[Maximum marks: 100

Note: Attempt any five questions by selecting atleast one question from each unit.

Unit-I

L (a) Explain ASIC Design flow in detail.

7

Explain the following terms.

(i) \$ monitor

(ii) Nets

(iii) Ternary operator

(iv) Memory declaration

(v) Net Data type

15

Unit-II

3. (a) Design 4:16 decoder circuit using 3:8 decoder and also write its verilog code using gate level modeling.

(b) Explain tri-state gates with its instantiation syntax. 5

4. (a) Explain initial construct and wait construct with syntax. 5

(b) Design 4-bit left shift register and also write its verilog code using behavioural modeling.
10

36109

[Tum over

Unit-III

5.	(a)	Define unary and relation	al operators.	7	
	(b)	Explain BCD adder and write its verilog code using dataflow			
		modeling.		8	

6. (a) Explain switch primitives with their syntax in verilog. 8

(b) Design three input NAND gate using resistive pullup load.

Unit-IV

7.	(a)	Explain User-defined	primitives	and	write a	UDP	for
		2-input NAND gate.					7

(b) Explain system tasks and functions.

. (a) Explain compiler directives. 8

(b) Write a verilog code for 8-bit parity check by calling a function for odd parity.
7

www.kuonline.in

Whatsapp @ 9300930012

Your old paper & get 10/-

Paytm or Google Pay

36109

http://www.kuonline.in