18/05/17

Roll No.

8610

Printed Pages: 2

BT-6/M-17 VHDL& DIGITAL DESIGN Paper-ECE-304E, Opt. I

Time allowed: 3 hours]

[Maximum marks: 100

Note: Attempt five questions in all, selecting at least one question from each unit.

Unit-I

1.	(a)	Design Full Adder circuit using PLA.	10
	(b)	Differentiate between FPGAs and CPLDs.	10
2.	(a) What is a Programmable logic device?		22V10
		architecture.	10
	(b)	Explain the major capabilities of VHDL.	10

Unit-II

With suitable example, explain signal drivers. 3. (a) 10 Write a VHDL code for a synchronous decade counter using J-K flip-flops. 10

Write a VHDL code for 8:1 Multiplexer using case statement. 10

Explain block statement with suitable example. 10

8610

[Turn over

•	\sim
	٠,

Unit-III

э.	(a)	Explain component configuration in detail.	10	
	(b)	Differentiate between functions and procedures.	10	
6.	(a)	Write a VHDL code to find largest of three integers u		
		functions in architecture.	10	
	(b)	Explain Generics with suitable example.	10	
		Unit-IV		
7.	(a)	Write a VHDL code for 2-bit full adder using gen	erate	
		statement.	10	
	(b)	Explain Alias using suitable examples.	10	
8.	(a)	Describe Qualified expressions.	10	
	(b)	Explain user defined attributes.	10	